Ahmad Golmohammadi


Welcome to my homepage



AT alum . sharif . edu


Electrical Research Center, Sharif University of Technology, Azadi St., Tehran, Iran.

 Resume (PDF)



Sharif University

Shahid Beheshti  University   

Computer Eng. Department (Sharif)

  1998-2000 M.Sc Computer Engineering, Sharif University of Technology (SUT), Tehran, Iran.     
  1992-1997 B.Sc Computer Engineering, Shahid Beheshti University (SBU) , Tehran, Iran.
  1988-1992 Danesh High School, Bojnord, Khorasan, Iran.



Sharif University of Technology (SUT) , Electronic Research  Center (ERC) , Tehran,Iran(2001 -- October 2002). (Electrical Research Center)

Research Assistant at electronic Research Center, in the WLL (Wireless Local Loop)  project (Iran's Telecom National project) , Base station  group, Under Supervision of   Dr.Khalaj and Dr.Ghaemmaghami.

  •  Design and Implementation of a FPGA (XILINX Spartan  XCS40PQ208)   Evaluation Board.

  •  Design and Implementation of a board for base station, specification and Tasks:

    • Heart of this board is a FPGA(EPF10K10QC208,ALTERA).

    • Connected to Computer through ISA_BUS.                  

    • Connected to RF_Module (Sending & Receiving) .

    • Clock Recovery.

    • Data  Recovery .

    • Produce RF_Module Control Signals.

    • Timing Control for Sending & Receiving.

    • Add/Delete CRC .

    • Check  CRC .

    • Extract data in byte from serially received data and save those in a RAM.

  • Synchronize the HTs with Base station.

  • Simulation of connection between Home Terminals and  a Switch and  changing their signaling to each other (C++).

  • Implementation of Dect Protocol (simplified layer of MAC, DLC, NWK) to Communicate Base Station with two Home Terminals.

  • Design a Spike Filter for Serial Data Links Using FPGA.

  • Design a Low Jitter and Wide Rang Digital PLL Based on Accumulator Type DCO Using FPGA.

Iran Telecommunication Research Center (ITRC) , Tehran, Iran (October 2002- August  2003). (Iran Telecom Research Center)

Research Assistant at ITRC, in the Zohreh Satellite project (National Project), Under Supervision of Dr.Hossien Reza Sarafzadeh.

  • Design and Implementation of MAC Layer with TMS320C54x & Xilinx FPGA .


Inbound Control Channel 16 Kbps Connection Slotted Aloha ICCH
Inbound Control Channel b 16 Kbps Connection Slotted Aloha ICCHb
Outbound Control Channel 64 Kbps Connection TDM OCCH
Monitoring Control Channel 16 Kbps Connection Polling MCCH


Eimaa Communication Technologies Co. Ltd. Tehran, Iran, (August 2003-Sep 2004). (Eimaa Communication)

Senior Software Architect and Designer Working on MMS (Multimedia Messaging System) for Mobile Networks, Under Supervision of   Dr.Iraj Sodagar:

  • Design and Implementation of MMS Transport Layer (Visual C++).

  • Design and Implementation of MMS Relay Server Emulator for Testing MMS Based Mobile Systems (Visual C++).

Sharif University of Technology (SUT), Electronic Research Center (ERC), Tehran, Iran. (Sep 2004 - Present).

Research Assistant at electronic Research Center, in VOIP (Voice over IP) project Under Supervision of  Dr.Ghaemmaghami and Dr.Movahedi.  

  • Implementation of G.726, G.722, G.723 , ADPCM (Adaptive Differential Pulse Code Modulation) codec and G.711 (PCM) codec  (C54 Assembly).
    (Sep 2004 - Sep 2005)

Research Assistant  in Wireless LAN (802.11) project Under Supervision of  Dr.Ghaemmaghami, Dr.Khalaj and Dr.Movahedi.

  • Design and Implementation of MAC layer of 802.11.(Sep 2005 - Present)



1999- 2000

Design and Implementation of a Processor for Adaptive IIR filters , Master's Thesis (SUT).

1998-1999 Design of a Floating Point Arithmetic Unit with AHDL & MAXPLUS II  (SUT).
1996-1997 Design and Implementation of an EPROM Emulator (SBU).
1994-1995 Design an Editor Window with C (SBU).


Professional Membership

  • 3 years IEEE Membership, Since 1998.


Computer Skills

Developing Languages

  • C++, Pascal , Matlab, Visual C++ .

  • Assembly TMS320C25 & C54x DSP Processor.

  • C++ code for TMS320c54x.

HDL Languages and Softwares


  • XILINX Foundation Series 3.1.

  • ALTERA MAXPLUS II Series 8.3,9.21,9.3.

  • Leonardo Examplar.


  • Protel.

  • Modelsim.

  • TMS320C54x code composer.


Interested Fields

  • Digital Signal Processing.



Ahmad Golmohammadi, Dr Manzuri,MT, Saeed Ayat, "A New Pipeline Implementation of an Adaptive IIR Filter for Noise Reduction Application", IEEE International Symposium on Communications and Information Technologies 2004 ( ISCIT 2004),Sapporo Convention Center, Sapporo, Japan. (conference).

Samareh Samadi, Ahmad Golmohammadi, Abumoslem Jannesari, Dr.Mohammad Reza Movahedi, Dr.Babak Khalaj and Dr.Shahrokh Ghaemmaghami, "A Novel Implementation of the IEEE802.11 Medium Access Control", IEEE 2006 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS 2006) Yonago Convention Center, Tottori, Japan. (conference).



  • Availabel upon request.